Freescale Semiconductor /MKL25Z4 /USB0 /CTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTL

7 43 0 0 00 0 0 0 0 0 0 0 0 (0)USBENSOFEN 0 (ODDRST)ODDRST 0 (RESUME)RESUME 0 (HOSTMODEEN)HOSTMODEEN 0 (RESET)RESET 0 (TXSUSPENDTOKENBUSY)TXSUSPENDTOKENBUSY 0 (SE0)SE0 0 (JSTATE)JSTATE

USBENSOFEN=0

Description

Control register

Fields

USBENSOFEN

USB Enable

0 (0): Disables the USB Module.

1 (1): Enables the USB Module.

ODDRST

Setting this bit to 1 resets all the BDT ODD ping/pong fields to 0, which then specifies the EVEN BDT bank

RESUME

When set to 1 this bit enables the USB Module to execute resume signaling

HOSTMODEEN

When set to 1, this bit enables the USB Module to operate in Host mode

RESET

Setting this bit enables the USB Module to generate USB reset signaling

TXSUSPENDTOKENBUSY

In Host mode, TOKEN_BUSY is set when the USB module is busy executing a USB token

SE0

Live USB Single Ended Zero signal

JSTATE

Live USB differential receiver JSTATE signal

Links

() ()